Introduction
Mobility degradation of high-k MOSFET is one of the major concern for aggressively scaled CMOSFET technologies. In general, carrier mobility of n-channel high-k MOSFET is more severely degraded than that of p-channel device. [1] It can be explained by high interface trap density in the upper half of the band-gap, which preferential affects n-channel MOSFET. [2] It is well known that forming gas anneal at 400-450 o C is sufficient to completely passivate the interface state of SiO 2 gate dielectric. However, conventional forming gas annealing at 400-450 o C is not sufficient for high-k gate dielectric. [3] [4] Recently we reported improved interface characteristics of HfO 2 MIS capacitors by employing high pressure anneal. [5] In this paper, we have investigated, the effect of high pressure pure (100%) hydrogen annealing on electrical and reliability characteristics of high-k nMOSFET.
Experimentals
After standard cleaning of silicon wafer followed by HF-last treatment, nitridation was performed in NH 3 ambient at 700°C. Then, Hf-silicate (2nm) and HfAlO (2nm) layers are deposited in sequence and the stacked high-k layer is annealed in N 2 ambient at 700°C. Then, 10nm MOCVD TiN layer and 180nm amorphous silicon layer are deposited as a stack electrode. After the gate patterning, high-k layer is removed with a wet etch process leaving a minimal damage in the extension region. Then, LDD and halo dopants are implanted and a thin nitride layer (~5nm) is deposited to prevent the process induced damage through plasma process or oxygen diffusion. After the thin nitride deposition, 100nm oxide spacer is formed and source/drain is implanted with As and B and activated using 1000°C, 10sec RTA in N 2 ambient. After the Ti silicide formation, 700nm pre-metal dielectric (PMD) layer is formed. Then, W plug with Ti/TiN liner is used to contact the S/D and gate electrode regions and Al metal pad is patterned. Conventional forming gas (H 2 /Ar=4%/96%) annealing was performed at 480 o C for 30 minutes, followed by various high pressure annealing in pure (100%) hydrogen ambient for 30min at 400 o C. The process sequence is summarized as shown in table 1.
Results & Discussion
Drain current (I d ) and transconductance (g m ) vs. gate voltage (V g ) characteristics of nMOSFET's with EOT of 9Å are shown in Fig. 1 (a) and (b), respectively. Samples which are annealed at high pressure hydrogen and deuterium ambient show increased drive current as well as transconductance. In addition, subthreshold swing was improved after high pressure anneal. In figure 2 , the improvement of maximum transconductance value (g m,max ) with varying anneal conditions was observed as a function of gate length. The observed g m,max improvement was about 10% and 15% for 10atm and 20atm high pressure anneal respectively. Figure 3 shows forward sweep and reverse sweep of gate voltage from 0 to 1.5V and 1.5 to 0V. From these results, high pressure deuterium annealed sample shows less threshold voltage shift than FG annealed one which indicate reduced fast trapping and de-trapping. High pressure hydrogen annealed samples also show similar trend. To evaluate the interface trap density (D it ) for various anneal conditions, fixed-amplitude charge pumping method was used. Interface trap density of forming gas annealed sample was close to 1X10 12 cm -2 eV -1 . After high pressure anneal, D it was around 8X10 10 cm -2 eV -1 . This reduced D it is analogous to previous work with HfO 2 MIS capacitors. [5] The improvement of transconductance can be attributed to reduced interface trap after high pressure anneal. The degradation of transconductance under constant current stress was shown as a function of stress time in figure 5 . The decay slope of FG annealed sample is two times higher than that of high pressure D 2 annealed sample. To evaluate the charge trapping characteristics, threshold voltage shift (∆V th ) was monitored under constant current stress. Threshold voltage shift of FG annealed sample and high pressure deuterium annealed sample was shown in figure 6. Reduced threshold voltage shift was also observed in high pressure deuterium annealed sample.
Summary
The effect of high pressure hydrogen and deuterium post-metal anneal on the electrical and reliability characteristics of high-k nMOSFET was investigated. Compared with a forming gas annealed sample, the nMOSFET annealed in high pressure ambient exhibits excellent MOSFET performance and reliability characteristics. It can be attributed to significantly improved interfacial oxide quality and reduction of fast trap sites in high-k layer. 
